 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TSM114 3.3V 5V 12V Housekeeping IC s s s s s s s s s Over voltage and under voltage protection for 3.3V 5V and 12V without external components Under voltage blanking function Power good input/output Externally adjustable PG delay Fault output Remote input Externally adjustable remote delay Precision voltage reference 2kV ESD protection (HBM) N DIP-14 (Plastic Package) Description The TSM114 integrated circuit incorporates all of the sensing circuitry required to regulate and protect a multiple-output power supply (3.3V, 5V, and 12V) from both over-voltage and under-voltage. The TSM114 also includes all of the necessary functions for housekeeping features, which allow for safe operation under all conditions, as well as very high system integration. A precise voltage reference is also integrated in the TSM114 Pin Connections (top view) 1 2 3 4 5 6 7 Fault Gnd PG Tpg Rem Trem Tuv Vcc 14 Rcrnt 13 Vs3.3 12 Vs-12 11 Vs12 10 Vs5 9 Applications s PC SMPS multiple Power Line Housekeeping IC (3.3V 5V 12V) Bsense 8 Order Codes Part Number TSM114IN Temperature Range 0 to +95C Package DIP14 Packaging Tube Marking TSM114 October 2004 Revision 1 1/14 TSM114 1 Pin Descriptions Pin Descriptions Table 1: This table gives the pin description for DIP14 package Name Fault Gnd PG Pin # 1 2 3 Timing capacitor Tpg 4 Control Input pin Rem 5 Timing capacitor Trem 6 Timing capacitor Tuv 7 Control input pin Analog input Analog input Analog input Analog input Analog input Power supply Type Open collector Power supply Open collector Function Fault output. Output of the over voltage and under voltage comparators Signal ground and silicon substrate Output of the Tpg comparator. This pin goes low upon an under voltage condition. Except for the delay set by the Tpg capacitor this pin always reflects the actual state of the under voltage sensing comparators output. A capacitor from this pin to Gnd provides a delay between outputs rail voltage within regulation and PG output going high. Capacitor discharges whenever Bsense low or Rem high or UVP is detected. Pulling this pin high will send the Fault pin high latching off the power supply, reset the internal latch, discharge the start-up timing capacitors, Tuv and Tpg capacitors, allowing normal start up of the system. Pulling this pin low will send the Fault pin low, initiating a normal start up function. A capacitor from this pin to Gnd will delay the Fault signal when the Rem pin is used to shut down the power supply. The PG will signal a power failure warming immediately, but the Fault pin shut down of the power will be delayed. A capacitor from this pin to Gnd will provide the under voltage blanking function. This capacitor is charging when the Bsense and Rem signal is in the right state. As the voltage at this pin is larger than the Vref voltage. The under voltage function resume. Non inverting input to the Bsense voltage sensing comparator. Pulling this pin lower than 2.5V will cause PG goes low and Tuv goes low. Over voltage and under voltage detection for +5V rail Over voltage and under voltage detection for +12V rail Over voltage and under voltage detection for -12V rail. Over voltage and under voltage detection for 3.3V rail. This function is disabled by connecting to Vcc A resister from this pin to Gnd will provide the internal constant current. Supply input voltage Bsense Vs5 Vs12 Vs-12 Vs3.3 Rcrnt Vcc 8 9 10 11 12 13 14 2 Absolute Maximum Ratings Table 2: Key parameters and their absolute maximum ratings Symbol Vcc Vpmax Vnmax VDBTT VTER PT Toper Tstg Tj ESD DC Supply Voltage 1 DC Supply Voltage Value -0.3 to 25 -0.3 to 25 -16 to Vref -0.3 to 3.3V -0.3 to Vcc 1 0 to 95 -55 to 150 150 2K Unit V V V V V W C C C V Terminal voltage V12, V5, V3.3 Terminal voltage V-12 VTuv, VTpg, VTrem input voltage Other terminals Power dissipation Operational temperature Storage temperature Junction temperature Electrostatic Discharge 1) All voltage values, except differential voltage are with respect to network ground terminal. Table 3: Operating Conditions Symbol Vcc 2/14 DC Supply Conditions Parameter Value 4.2 to 24 Unit V Electrical Characteristics 3 Electrical Characteristics TSM114 Table 4: Tamb = 25C, Vcc=5V, Vs3.3=1.3V, Vs5=5V, Vs12= 12V, Vs-12=-12V, Rem=Low, Rcrnt=24K Symbol Parameter Test Condition Min Typ Max Unit Total Current Consumption Icc Vccmin Total Supply Current Min operating Vcc 4 6 8 4.2 mA V Over Voltage and Under Voltage Protection Vov12 Vuv12 Iin12 Vov5 Vuv5 Iin5 Vov3.3 Vuv3.3 Iin3.3 Dis3.3 Vov-12 Vuv-12 Iin-12 Dis-12 Tdelay Bsense Thbs Ilbs Iobs DIobsT Vbsoh Vinbs Bsense voltage threshold Bsense current leakage Current source Current source drift in temperature Clamp voltage Input voltage 2.43 -1.2 225 3.3 -0.3 2.50 0 250 10 3.6 2.562 275 3.9 3.3 V A A A V V Over Voltage Sense 12V Under Voltage Sense 12V Input current Voltage sense 12V Over Voltage Sense 5V Under Voltage Sense 5V Input current Voltage Sense 5V Over Voltage Sense 3.3V Under Voltage Sense 3.3V Input current Voltage Sense 3.3V Disable Voltage Sense 3.3V1 Over Voltage Sense -12V Under Voltage Sense -12V Input current Voltage sense -12V Disable Voltage Sense -12V Internal time 13.5 8.85 100 6.01 4.00 100 1.43 1.09 -2 3.0 -15.49 -9.99 -300 1.5 18 14 9.12 200 6.20 4.12 200 1.475 1.125 0 3.3 -15.04 -9.70 -200 2 30 14.4 9.39 300 6.39 4.24 300 1.52 1.16 2 4.0 -14.58 -9.39 -100 2.5 42 V V A V V A V V A V V V A V s Bsense=3V Tmin. < Tamb < Tmax IoBsense=1A Under Voltage Blanking (Tuv) Iotuv THtuv TLtuv Idtuv Vtuvol Vtuvoh VinTuv DIotuv Rem THrm TLrm TRem Iotrm THtrm TLtrm TRem current source High thresold voltage TRem Low thresold voltage TRem From low to high From high to low 9 2.425 1.9 10 2.50 2 11 2.575 2.1 A V V High threshold Low threshold From Low to high From high to low 1.87 1 1.93 1.2 2.00 1.4 V V Current output source High threshold blanking Low threshold blanking Current discharge of Tuv Low output voltage Clamp voltage Input voltage Current source drift in temperature From low to high voltage From high to low voltage 9 2.425 1.9 2 3.3 -0.3 Tmin. < Tamb < Tmax 10 2.50 2 5 3.6 11 2.575 2.1 0.2 3.9 3.3 2 A V V mA V V V A 3/14 TSM114 Electrical Characteristics Symbol Idtrm Vtrmol Vtrmoh Vintrm DIotrm Parameter Current discharge of TRem Low output voltage Clamp voltage Input voltage Current source drift in temperature Test Condition Min 2 3.3 -0.3 Typ 5 3.6 Max 0.2 3.9 3.3 2 Unit mA V V V A Tmin. < Tamb < Tmax Power Good (PG) Ipgol Vpgol Tpgr Tpg Iotpg THtpg TLtpg Idtpg Vtpgol Vtpgoh Vintpg DIotpg Fault Ifltol Vfltol Rcrnt VRcrn Output voltage 1.93 2.02 2.11 V IFault sink current Low output voltage VolFault=0.2V IsinkFault=10mA 10 0.2 mA V Current source High threshold Low threshold Current discharge Low output voltage Clamp voltage Input voltage Current source drift in temperature From low to high From high to low 9 2.425 1.9 2 3.3 -0.3 Tmin. < Tamb < Tmax 10 2.50 2 5 3.6 11 2.575 2.1 0.2 3.9 3.3 2 A V V mA V V V A Sink current Low output voltage Rise time PG VolPg=0.2V Isink=10mA Rpg=1K 10 0.2 500 mA V nS 1) DisVs33 disable voltage shall be between 4V and Vcc. When using DisVs33 disable function, connected to Vcc is better. 4/14 Electrical Characteristics Figure 1: Application Schematic 12V 5V 3.3V -12V TSM114 12V Primary Rectification Main Converter 5V 3.3V -12V PWM+Opto. Vref Vcc Auxiliary Converter Vcc 5Vstby 5Vstby PWM+Opto. Vref PG FAULT - Over & Under voltage protection - Voltage reference - Logic - Sequencer TSM114 Rem Figure 2: Internal Schematic Vcc Vs12 Vs5 Vs3.3 Vs-12 Bsense UVP OVP TSM114 Fault Logic Secondary HouseKeeping PG UV Blanking Rem Gnd Tuv Cuv Rcrnt Rcrnt Trem Crem Tpg Cpg 5/14 TSM114 Figure 3: Detailed Internal Schematic Electrical Characteristics Vs12 Rem 5 2V 10 Vs5 9 Vs3.3 12 Vs-12 11 Vcc 14 Vref = 2.5V Vref 1.2V 3.6V 10A Tuv 7 CTuv 5mA DisVs3.3=3.3V DisVs-12=2V 2.5V Vref 2V UVP +rails 1.125 UVP -rails 1.475 OVP +Rails OVP -Rails 3.6V 10A Trem 6 CTrem 5mA 2.5V Disable UVP-OVP Vref 2V 3.6V 10A Tpg 4 CTpg 5mA 2.5V OV+UV TDelay 1 Fault S R Q !Q 3 Pg Vref 2V 3.6V 250A Iref Vcc 13 Rcrnt Bsense 8 2.5V Vref 6/14 Electrical Characteristics Figure 4: Rem On/Off Vcc TSM114 Figure 5: OVP Function Rem On/Off, Tuv start up Vcc V5 Gnd V-5 Bsense V5 Gnd V-5 Bsense OVP level UVP level Rem TLrm THrm THrm TLrm Rem Tuv Tuv Tpg THtpg TLtpg TLtpg THtpg Tpg Trem TLrm THrm TLtrm Trem Fault Fault PG PG Tpg Tuv Trem Tdelay Tuv 7/14 TSM114 Figure 6: OVP function, Rem On/Off, Tuv start up Vcc Electrical Characteristics Figure 7: Vcc turn On/off, Bsense Vcc V5 Gnd V-5 Bsense OVP level UVP level V5 UVP level Gnd V-5 Bsense THrm TLrm Rem Tuv Rem Tuv Tpg TLtpg Tpg TLtrm Trem Trem tdelay tdelay Fault PG Fault PG Tuv 8/14 Electrical Characteristics Figure 8: Vcc turn on, OVP function, Remote On/Off TSM114 Vcc Vcc V5 UVP level OVP level UVP level V5 Gnd V-5 Bsense Gnd V-5 Bsense THrm TLrm Rem Rem Tuv Tuv TLtpg Tpg Tpg TLtrm Trem Trem tdelay Fault Fault PG PG 9/14 TSM114 Figure 9: Vcc turn On, AC line reduce/resume Bsense Electrical Characteristics Vcc Vcc V5 UVP level UVP level V5 Gnd V-5 Bsense Gnd V-5 Bsense Rem Rem Tuv Tuv Tpg Tpg Trem Trem Fault Fault PG PG 10/14 Electrical Characteristics Table 5: Truth table for OVP and UVP detection Vs12 Uv Pg 1 0 0 0 0 0 0 Versus other rails 0 0 Versus other rails 0 0 Versus other rails 11/14 TSM114 4 Housekeeping IC Fault Housekeeping IC TSM114 is a one chip solution for all PC SMPS: it integrates on one chip the Housekeeping Circuitry (Over Voltage and Under Voltage protections, with adequate sequencing). Multiple Power Line Protection The TSM114 Housekeeping Circuit is dedicated to 3.3V, 5V and 12V power lines protection. It integrates a Precision Voltage Reference, a multiple Over Voltage Protection Circuit and a multiple Under Voltage Protection Circuit as well as all the necessary logic and transient timing management circuits for optimal and secure communication with the motherboard, during start up, switch off and stabilized conditions. The Over Voltage and Under Voltage Circuits outputs are ORed before activating a latch. When activated, this latch commands the full switch OFF of the main power lines (3.3V, 5V, 12V) by an external link between the housekeeping and the primary PWM circuits via the main optocoupler or any other device. Power Good The Under Voltage Circuits are Ored to switch the Power Good output active (PG) to warn the motherboard that the voltage of at least one of the three power lines is out of range. The PG activation bears an internal Tpg delay circuitry which can be adjusted with an external capacitor (Cpg). Over Voltage Protection The Over Voltage Protection Circuit is made of comparators with internal voltage thresholds which do not require any external components for proper operation. The outputs of these comparators are ORed. Remote Control Thanks to this information link to the motherboard, a resetting signal to the latch is achievable with the Remote pin (REM). When the Remote pin is active, the external Fault link between Housekeeping circuit and the PWM generator is active (high = PWM OFF) and the PG pin is active (high). Note that to reset effectively the latch, a minimum width Remote pulse should be applied thanks to an internal delay circuitry (Trem) which can be adjusted with an external capacitor (Crem). Under Voltage Protection The Under Voltage Protection Circuit is made of comparators with internal voltage thresholds which do not require any external components for proper operation. The outputs of these comparators are ORed, and blanked by an internal delay circuitry (Power Up Blanking - Tuv) which can be adjusted with an external capacitor (Cuv). This allows that during power up, the under voltage protection circuit is inhibited. 12/14 Package Mechanical Data 5 Package Mechanical Data TSM114 Plastic DIP-14 MECHANICAL DATA mm. DIM. MIN. a1 B b b1 D E e e3 F I L Z 1.27 3.3 2.54 0.050 8.5 2.54 15.24 7.1 5.1 0.130 0.100 0.51 1.39 0.5 0.25 20 0.335 0.100 0.600 0.280 0.201 1.65 TYP MAX. MIN. 0.020 0.055 0.020 0.010 0.787 0.065 TYP. MAX. inch P001A 13/14 TSM114 6 Revision History Date 01 October 2004 Revision 1 First Release Description of Changes Revision History Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners (c) 2004 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Repubic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 14/14 |
Price & Availability of TSM114
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |